



S750-14/15 Intel TGL-U Block Diagram




PCB 10L STACK UP


LAYER 1 : TOP
 LAYER 2 : SGND
 LAYER 3 : IN1(High)
 LAYER 4 : IN2(High)
 LAYER 5 : SGND
 LAYER 6 : SVCC
 LAYER 7 : IN3
 LAYER 8 : IN4(High)
 LAYER 9 : SGND
 LAYER 10 : BOT



Main Power Rails

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+3V_WLAN_P	+3.3V	WLAN Power	CNV1_EN#	
+1.8VSUS	+1.8V	LPDDR4/4X Suspend Power	SUSON	
+0.6VSUS	+0.6V	LPDDR4/4X Suspend Power	SUSON	
+1.05V_EXT	+1.05V	PCH Power	+VNN_EXT_PWRGD	
+VNN_EXT	+1.05V	PCH Power	VNN_V105_EN	
+1.1VSUS	+1.1V	LPDDR4/4X Suspend Power	SUSON	
+1.8V	+1.8V	Audio Codec power	MAINON	
+1.8V_DEEP_SUS	+1.8V	PCH power	SLP_SUS_ON	
+3V	+3.3V	3V Run Power	MAINON	
+3VSUS	+3.3V	3V Suspend Power	MAINON	
+3VS5	+3.3V	3V S5 Power	S5_ON	
+3VPCU	+3.3V	3V Always Power	+VIN	
+5V	+5V	5V Run Power	MAINON	
+5VSTB	+5V	5V S5 Power	5VS5_ON	
+5VPCU	+5V	5V Always Power	+VIN	
+VCCIN_AUX	+1.8V	PCH Power	AUX_EN	
+VCCIN	SVID +1.89V(MAX)	CPU Core Power	VRON	
+VIN	+19V	AC power input		















(008,011,012,13,15,016,17,56,061,80)

+3V_DEEP_SUS




eDP


HDMI



U7022A




TGL_U_IP_EXT/BGA



TBTA

TBTB



PROJECT : LS2B
Quanta Computer Inc.

Size Custom Document Number TGL-U 1/14 (DDI/TBT/eDP) Rev 1A
 Date: Friday, September 25, 2020 Sheet 004 of 105

Tiger Lake Processor DDR4

05

DDR CHANNEL A


DDR CHANNEL B

DDR4 Non-IL


DDR4 Non-IL

U7022B




U7022C



teknisi-indonesia.com





(7.9,28.29,30,75.82) +1.2VSUS +3V5




PROJECT :LS2B
Quanta Computer Inc.



Size Custom	Document Number TGL-U 3/14 (CPU MISC/JTA)	Rev 1A
Date: Friday, September 25, 2020 Sheet 006 of 105		







need Check behavior








teknisi-indonesia.com





(004,058) TBT_LSX0_RXD
(004,059) TBT_LSX1_RXD
(004) TBT_LSX2_RXD
(004) TBT_LSX3_RXD

(004,008,011,13,15,016,17,56,061,80) +3V_DEEP_SUS
(008,011,13,14,15,34,35,43,46,047,50,52,53,054,058,059,77,80,82) +3V
(5,10,15,016,41,047,52,53,058,059,74,75,76,78,79,80) +3VSS
(14,016,41,047,76,80) +1.8V_DEEP_SUS
(016,79) +VCC1.05_OUT_FET
(016,73) +BAT_RTC

TOP SWAP OVERRIDE

High: TOP SWAP ENABLED
Low: DISABLED
WEAK INTERNAL PD 20K


GPP_B14/SPKR



(008,06,047) ACZ_SPKR

TBT LSX PINS VCCIO CONFIGURATION


High: 3.3V
Low: 1.8V
NO INTERNAL PU/PD



(RSVD) BOOT HALT

High: DISABLE
Low: ENABLE
External pull-up is required.

SPIO_MOSI




(011,56) PCH_SPI0_SI

NO REBOOT

High: NO REBOOT
Low: REBOOT ENABLED
WEAK INTERNAL PD 20K

GPP_B18/GPIO_MOSI




(008) GPP_B18

01/15 PD 10K at PAGE.8

(RSVD) A0 PERSONALITY STRAP

High: DISABLE
Low: ENABLE
External pull-up is required.

SPIO_IO3




(011,56) PCH_SPI0_IO3

M.2 CNVi Mode Select

High: Integrated CNVi disabled
Low: Integrated CNVi enabled
An external pull-up or pull-down is required

GPP_F2




(14) CNV_RGL_DT_R

(RSVD) CONSENT STRAP

High: DISABLE
Low: ENABLE
External pull-up is required.

SPIO_IO2




(011,56) PCH_SPI0_IO2

CPUNSSC CLOCK FREQ

High: 19.2MHz CLOCK FROM INTERNAL DIVIDER
Low: 38.4MHz CLOCK FROM DIRECT CRYSTAL (Default)
WEAK INTERNAL PD 20K

GPP_B23/SML1ALERT#




(011) GPP_B23

TLS CONFIDENTIALITY

High: TLS CONFIDENTIALITY ENABLE
Low: TLS CONFIDENTIALITY DISABLE
WEAK INTERNAL PD 20K

GPP_C2/SMBALERT#




(011) SMB_ALERT#

(RSVD) JTAG ODT DISABLE

High: JTAG ODT Enable
Low: JTAG ODT Disable
External pull-up is required.

GPP_E6




(011) GPPC_E6

Flash Descriptor Security Override

High: DISABLE
Low: ENABLE
WEAK INTERNAL PD 20K

GPP_R2




(15) ACZ_SDOUT

THC0_SPI1_CLK

THC0_SPI1 Clock: THC SPI1 clock output from PCH. Supports 20 MHz, 33 MHz and 50 MHz.

HVM ONLY

GPP_E11




(011) SPI1_CLK

MAF/SAF STRAP

High: SAF ENABLE
Low: MAF ENABLE
WEAK INTERNAL PD 20K

GPP_H3




(15) WIFI_WAKE#

(RSVD) ITP PMODE

High: DFXTSTMODE ENABLED(DEFAULT)
Low: DFXTSTMODE DISABLED
WEAK INTERNAL PU 20K

ITP_PMODE




(006) DBG_PMODE

Reduce leakage from Coin Cell Batt

High: ENABLE
Low: DISABLE

INTRUDER#




(15) INTRUDER#

THC0_SPI1_CS#

THC0_SPI1 Chip Select: Used to select the touch devices if it is connected to THC0_SPI1 interface.

HVM ONLY

GPP_E10




(011) SPI1_CS#

(RSVD) XTAL INPUT MODE

High: XTAL INPUT IS SINGLE ENDED
Low: XTAL IS ATTACHED
WEAK INTERNAL PD 20K

GPD7




(5) PCH_TBT_PERST#

XTAL FREQUENCY SEL

High: 24MHZ
(25 MHZ WHEN XTAL FREQ DIVIDER NON ZERO)
Low: 38.4MHZ (DEFAULT)
WEAK INTERNAL PD 20K

GPP_F0




(14) CNV_BRI_DT_R

3V SELECT STRAP

0 = SPI voltage is 3.3V (4.7K ohm pull-down to GND)
1 = SPI voltage is 1.8V (4.7K ohm pull-up to DSW_PWROK)

INPUT3VSEL




(15) INPUT3VSEL

Because page size limited, some strap pin move to page 17



PROJECT : LS2B
Quanta Computer Inc.

Size Custom Document Number TGL-U 9/14 (HW STRAP) Rev 1A
Date: Friday, September 25, 2020 Sheet 012 of 105



2280 M key

PCI-E Port Mapping Table

PCI-E Port	Function	CLK RQ Port	Function
Port1	Un-used	Port0	SSD-2280
Port2	Un-used	Port1	Un-used
Port3	Un-used	Port2	SSD-2242
Port4	WLAN	Port3	WLAN
Port5	Un-used	Port4	Un-used
Port6	Un-used	Port5	Un-used
Port7	Un-used	Port6	Un-used
Port8	Un-used		
Port9	SSD-2242		
Port10	SSD-2242		
Port11	SSD-2242		
Port12	SSD/SATA1 2242		

PCI-E 4.0 Port Mapping Table

USB3.0	Function
PORT-1	SSD-2280
PORT-2	SSD-2280
PORT-3	SSD-2280
PORT-4	SSD-2280


USB3.0 Port Mapping Table

USB3.0	Function
PORT-1	USB3.0(SB) AOU
PORT-2	USB3.0(SB)
PORT-3	NC
PORT-4	NC

USB2.0 Port Mapping Table


USB2.0	Function
PORT-1	TYPE-C PORT B
PORT-2	TYPE-C PORT A
PORT-3	USB3.0(SB) AOU
PORT-4	USB3.0(SB)
PORT-5	Finger Print
PORT-6	Camera
PORT-7	Card reader
PORT-8	NC
PORT-9	NC
PORT-10	CNVI BT

www.teknisi-indonesia.com




Crystal Components with Surrounding 10 mil Wide GND Shield Trace Break Out:4-10 mil Wide GND Shield Trace

RTC Clock 32.768KHz



Crystal 38.4MHz




RTC Circuitry(RTC)

RTC Power trace width 20mils.

From Main BAT

20mils





PROJECT : LS2B
Quanta Computer Inc.

Size Custom Document Number TGL-U 11/14(CSI/CNV/CLK)

Date: Friday, September 25, 2020 Sheet 14 of 84

Rev 1A





Quanta confidential

Quanta confidential

TBD
Slave Addresses:1001000 Placed close to
INA1_SCL/SDA

TBD
Slave Addresses:1001001 Placed close to
INA1_SCL/SDA

TBD
Slave Addresses:1001010 Placed close to
INA1_SCL/SDA

TBD
Slave Addresses:1001011 Placed close to
INA1_SCL/SDA

TBD
Slave Addresses:1001100 Placed close to
INA1_SCL/SDA

TBD
Slave Addresses:1001101 Placed close to
INA1_SCL/SDA

TBD
Slave Addresses:1001110 Placed close to
INA1_SCL/SDA

TBD
Slave Addresses:1001111 Placed close to
INA1_SCL/SDA



PROJECT :LS2B
Quanta Computer Inc.

Size Custom	Document Number CURRENT SENSOR-4	Rev 1A
Date: Friday, September 25, 2020 Sheet 21 of 84		

TBD
Slave Addresses:1000000 Placed close to
INB0_SCL/SDA

TBD
Slave Addresses:1000001 Placed close to
INB0_SCL/SDA

TBD
Slave Addresses:1000010 Placed close to
INB0_SCL/SDA

TBD
Slave Addresses:1000011 Placed close to
INB0_SCL/SDA

TBD
Slave Addresses:1000100 Placed close to
INB0_SCL/SDA

TBD
Slave Addresses:1000101 Placed close to
INB0_SCL/SDA

TBD
Slave Addresses:1000110 Placed close to
INB0_SCL/SDA

TBD
Slave Addresses:1000111 Placed close to
INB0_SCL/SDA


www.teknisi-indonesia.com

Table 7. INA231 Address Pins and
Slave Addresses


A1	A0	SLAVE ADDRESS
GND	GND	1000000
GND	V _S	1000001
GND	SDA	1000010
GND	SCL	1000011
V _S	GND	1000100
V _S	V _S	1000101
V _S	SDA	1000110
V _S	SCL	1000111
SDA	GND	1001000
SDA	V _S	1001001
SDA	SDA	1001010
SDA	SCL	1001011
SCL	GND	1001100
SCL	V _S	1001101
SCL	SDA	1001110
SCL	SCL	1001111

RF


TOP Layer




+VCCIN_AUX



BOT Layer





+VCCIN_AUX



EMI

23



PROJECT :LS2B
Quanta Computer Inc.

Size B	Document Number EMI / RF Caps	Rev 1A
Date: Friday, September 25, 2020	Sheet 23 of 84	

Quanta confidential

Quanta confidential

Quanta confidential

Quanta confidential

AKD5RGUTS11

Controller BG1

E9

R_{re9}

M9

L3

R_{re9}

L2

R_{mb}

L1

R_{mb}

SDR x16

R_{re9}

R_{mb}

G2

DDP x16

240Ω

G2

open

G2 resistors should be low ESL

BG1 should be approx 5ps shorter

L1 < 0.1mm

L2 < 0.25mm

L3 < 2mm



[illegible][illegible]

+0.6V DDR_VTT (29,30,75)
+1.2VSUS (5,7,9,29,30,75,82)
+2.5V SUS (29,30,75)

VREF DQ0 M1 Solution


VREF DQ0 M1 Solution

VREF DQ0 M1 Solution




		Memory 8Gb1x6 & Memory 16Gb1x6 TABLE			
		SDP		DDP	
E9 (Re9)	R7102	0Q	CS00001JE18	240Q	CS12401FE00
	R7124	0Q	CS00001JE18	240Q	CS12401FE00
	R7136	0Q	CS00001JE18	240Q	CS12401FE00
	R7166	0Q	CS00001JE18	240Q	CS12401FE00
M9 (Rm9)	R7114	UNINSTAL		0Q	CS00001JE18
	R7129	UNINSTAL		0Q	CS00001JE18
	R7134	UNINSTAL		0Q	CS00001JE18
	R7186	UNINSTAL		0Q	CS00001JE18
M9 (Rm9b)	R7115	0Q	CS00001JE18	UNINSTAL	
	R7128	0Q	CS00001JE18	UNINSTAL	
	R7133	0Q	CS00001JE18	UNINSTAL	
	R7167	0Q	CS00001JE18	UNINSTAL	

For onboard DDR4 DIMM0



For onboard DDR4 DIMM1



Quanta confidential

Quanta confidential




Reserve




eDP Connector








ALC3306-CG


36



 BU2	PROJECT :LS2B		
	Quanta Computer Inc.		
Size	Document Number	Rev	
	Codec ALC3306	1A	
Date: Friday, September 25, 2020		Sheet 36	of 84



The schematic diagram illustrates the audio amplifier circuit. It shows the connection of the R_SPK+ and R_SPK- signals from the DAC to the AMP_L and AMP_R inputs of the GN3702 amplifier. The circuit includes a 10pF/50V capacitor (C3703) and a 10pF/50V capacitor (C3704) for signal conditioning. The output of the amplifier is connected to the speaker terminals (R_SPK+ and R_SPK-).



www.teknisi-indonesia.com





Reserve





Reserve





WLAN

Mini Card WLAN/BT(Optional)

C91121 close to CN7703.74
1008 RF request




1008 RF request





43





Reserve









Reserve


CAMERA CONN

20455-030E-76D
CN4600



+3V (008,011,012,13,14,15,34,35,43,047,50,52,53,054,058,059,77,80,82)
+1.8V_DEEP_SUS (012,14,016,41,047,76,80)
+3VPCU (008,10,14,15,016,34,41,047,50,52,53,63,73,74,75,76,80)





IR CAM PWR




IR CAM PWR For SFH4770S




Webcam





Quanta confidential

www.teknisi-indonesia.com

 BU2	PROJECT : LS2B Quanta Computer Inc.		
	Size	Document Number	Rev
		EC / NC	1A
Date: Friday, September 25, 2020 Sheet 48 of 84			

Quanta Confidential


Reserve

+3VS5 (5,10,012,15,016,41,047,52,53,058,059,74,75,76,78,79,80)
+3V (008,011,012,13,14,15,34,35,43,46,047,52,53,054,058,059,77,80,82)
+5VS5 (15,52,53,061,74,75,76,77,78,79,80)

KB LIGHT CONN (14")


50

KEYBOARD Con.



MY0	C5011	220p/50V	2
MY1	C5002	220p/50V	2
MY2	C5005	220p/50V	2
MY3	C5007	220p/50V	2
MY4	C5008	220p/50V	2
MY5	C5001	220p/50V	2
MY6	C5004	220p/50V	2
MY7	C5010	220p/50V	2
MY8	C5013	220p/50V	2
MY9	C5016	220p/50V	2
MY10	C5019	220p/50V	2
MY11	C5022	220p/50V	2
MY12	C5015	220p/50V	2
MY13	C5018	220p/50V	2
MY14	C5021	220p/50V	2
MY15	C5024	220p/50V	2
MY16	C5025	220p/50V	2
MY17	C5026	220p/50V	2
MX0	C5006	220p/50V	2
MX1	C5012	220p/50V	2
MX2	C5023	220p/50V	2
MX3	C5020	220p/50V	2
MX4	C5014	220p/50V	2
MX5	C5009	220p/50V	2
MX6	C5017	220p/50V	2
MX7	C5003	220p/50V	2

+3VPCU			
R100	*8.2K 5% 2	MY0	
R101	*8.2K 5% 2	MY1	
R102	*8.2K 5% 2	MY2	
R103	*8.2K 5% 2	MY3	
R104	*8.2K 5% 2	MY4	
R105	*8.2K 5% 2	MY5	
R106	*8.2K 5% 2	MY6	
R107	*8.2K 5% 2	MY7	
R108	*8.2K 5% 2	MY8	
R109	*8.2K 5% 2	MY9	
R110	*8.2K 5% 2	MY10	
R111	*8.2K 5% 2	MY11	
R112	*8.2K 5% 2	MY12	
R113	*8.2K 5% 2	MY13	
R114	*8.2K 5% 2	MY14	
R115	*8.2K 5% 2	MY15	
R116	*8.2K 5% 2	MY16	
R117	*8.2K 5% 2	MY17	



PROJECT :LS2B
Quanta Computer Inc.

Size	Document Number	Rev
	Kerboard/Keyboard Backlight	1A
Date:	Friday, September 25, 2020	Sheet 50 of 84

Quanta confidential





PROJECT :LS2B
Quanta Computer Inc.

Size	Document Number	Rev
	TPM/NC	1A
Date: Friday, September 25, 2020		
Sheet	51	of 84




Touch Pad

52



Finger print



www.teknisi-indonesia.com



PROJECT :LS2B
Quanta Computer Inc.

Size	Document Number	Rev
	Touch Pad/Fingerprint	1A
Date: Friday, September 25, 2020	Sheet 52 of 84	

Daughter Board




PROJECT :LS2B
Quanta Computer Inc.



Size	Document Number	Rev
	Switch/DB/LED	1A
Date: Friday, September 25, 2020 Sheet 53 of 84		

FAN/Thermal



FAN




Thermal Sensor



Hole



Nuvoton	NCT7718W	SMBus Address	98h	AL007718001
Nuvoton	W83L771AWG-2	SMBus Address	9Ah	AL83L771K03
GMT	G781P8	SMBus Address	98h	AL000781012
GMT	G781-1P8	SMBus Address	9Ah	AL000781039



PROJECT : LS2B

Quanta Computer Inc.

Size	Document Number	Rev
	FAN/Thermal Sensor	1A
Date: Friday, September 25, 2020		Sheet 054 of 105


Quanta confidential



PROJECT :LS2B
Quanta Computer Inc.

Size	Document Number	Rev
	Card Reader	1A
Date: Friday, September 25, 2020		
1	Sheet 55 of 84	

FLASH ROM




PCH SPI ROM


Vender	Size	P/N
MXIC	16MB	AKE3DZN0Z08(MX25L12872FM2I-10G)
Winbond	16MB	AKE3DF-KN01(W25Q128JVSIG)
GGD	16MB	AKE3DZN0Q02(GD25B127DSIGR)
MXIC	8MB	AKE3EZ-0Z00(MX25L6473FM2I-08G)
Winbond	8MB	AKE3EZ-0N01(W25Q64JVSSIQ)
GGD	8MB	AKE2EZN0Q00(GD25B64CSIGR)
Socket		DG008000011

PCH SPI ROM(CLG)

ME ROM





BIOS+EC ROM




www.teknisi-indonesia.com

Quanta confidential

 BU2	PROJECT : LS2B		
	Quanta Computer Inc.		
	Size	Document Number	Rev
Date:		Sheet of	
USB type A		1A	
Friday, September 25, 2020		57	84






Quanta confidential




PROJECT :LS2B
Quanta Computer Inc.

Size	Document Number	Rev
	Thunderbolt & Type C	1A
Date: Friday, September 25, 2020		
1	Sheet 60	of 84

U6101 AL065994T01 PTPS65994ADYBGR (DSBGA) **DSBGA (YBG50)-3.2mm x 3.2mm**




For TBT/PD debug




EC to PD
PCH to PD
PD to BBR


PDEC_I2C_SCL_R
PDEC_I2C_SCL_N
PDEC_I2C_IRQ#_R
PDEC_I2C_IRQ#_N
SMB_PCH_CLK_R
SMB_PCH_CLK_N
SMB_PCH_DAT_R
SMB_PCH_DAT_N
PDEC_I2C_IRQ#_R
PDEC_I2C_IRQ#_N
PD_BBR_CLK_R
PD_BBR_CLK_N
PD_BBR_DAT_R
PD_BBR_DAT_N
PD_TBT_I2C_INT#_R
PD_TBT_I2C_INT#_N







TP6100-TP6103 need place to All BOT or All TOP



SOIC 8, 150 mils
AKE33Z00R00 / IC EEPROM(8P) CAT24C256WI-GT3(SOIC8)
AKE11ZA0A00 / IC EEPROM(8P) AT24C256C-SSHL-T (SOIC)
AKE13ZA0P00 / IC EEPROM(8P) BR24G256FJ-3AGTE2 (SOP-J8)



tekni-indonesia.com




(061.63) TBTA_VBUS_L
(061.63) TBTB_VBUS_L
(061) LDO_3V3

Thunderbolt

65W, 20V, 3.25A
130MIL


130MIL
TBTA_VBUS_L




Thunderbolt


65W, 20V, 3.25A
130MIL

TBTB_VBUS_L



USB and DP x 4 USB Type-C Connector Mapping (Up Side Down)






TYPE-C Load Switch

64

Quanta confidential

 BU2	PROJECT :LS2B Quanta Computer Inc.		
	Size	Document Number	Rev
		NC	1A
Date: Friday, September 25, 2020 Sheet 64 of 84			



Reserve

Quanta Confidential



Reserve



PROJECT : LS2B
Quanta Computer Inc.

Size Custom	Document Number dGPU /NC	Rev 1A
Date: Friday, September 25, 2020 Sheet 66 of 84		

Quanta Confidential



PROJECT : LS2B
Quanta Computer Inc.

Size Custom	Document Number dGPU /NC	for ERD check	Rev 1A
Date: Friday, September 25, 2020			
Sheet 67 of 84			



Reserve



PROJECT : LS2B
Quanta Computer Inc.

Size Custom	Document Number dGPU /NC	for ERD check	Rev 1A
Date: Friday, September 25, 2020			
Sheet 68 of 84			

Quanta Confidential


Reserve


www.teknisi-indonesia.com


Reserve



20200803 EC-SIT-R TEST












Part.	EN	VCC	VOUT	3.3V (LDO)	5V (LDO)
RT6258B	1	1	1	1	X
	0	1	0	1	X
RT6258C	1	1	1	X	1
	0	1	0	X	1

USB Charge support	Ra	Rb
(No support)	Stuff	NA
(Support)	NA	Stuff







Reserve	
MAINON=H	0.96V
MAINON=L	1.05V
1.05V	0.96V/1.05V
R1	7.5K
R2	10K
Default	Switch
1.05V	4-0.95V
PR846 non-stuff	4-1.05V
PR850 non-stuff	PR846 stuff
PR844 stuff	PR850 stuff
PR844 non-stuff	PR844 stuff












Power rail discharge

82



0120 add +8.5V discharge
Need discharge <<2s





www.teknisi-indonesia.com



PROJECT : LS2B
Quanta Computer Inc.

Size	Document Number	Rev
	PTC Circuit	1A
Date:	Friday, September 25, 2020	Sheet 83 of 84

